Detail page

Knowledge Web

Person

Ulf Schlichtmann

Elektroingenieur

Name	Ulf Schlichtmann
Place	München (Wirkungsort) Deutschland
Gender	männlich
Academic degree	Prof. Dr.-Ing.
Profession	Elektroingenieur (characteristic profession) Hochschullehrer
Variant	U. Schlichtmann
Related	Technische Universität München. Lehrstuhl für Entwurfsautomatisierung
Further information	Professor an der Technischen Universität München, Lehrstuhl für Entwurfsautomatisierung; Promotion 1995, Fak. für Elektrotechnik und Informationstechnik der TU München
Record type	Person
GND-Identifier	110977284X
Record ID	110977284X
Involved in show all Automatic Synthesis, Validation and Testing for Microfluidic Large-Scale Integration (mLSI) Democratizing Microfluidics: 3D Printed Biochips—From Scratch to Chip and Then to Application Design Automation for Wavelength-Routed Optical Networks-on-Chip Efficient Neural Networks and Integrated Circuit Design Hardware Monitors for the Run-Time Verification of Mixed-Criticality Systems Performance Prediction of Microcontrollers based upon integrated Technology Monitors Approximate Computing for Motion Picture Camera Processing Memory Latency Distribution-Driven Regulation for Temporal Isolation in MPSoCs MonTM: Monitoring-Based Thermal Management for Mixed-Criticality Systems Invasive computing Invasive Computing Design and Optimization of Emerging Systems for Biochemical Experiments and Neuromorphic Computing Prediction, Mitigation, and Emulation of Reliability Risks in System-on-Chips for Advanced Technology Nodes Dagstuhl Reports : Dokumentationen zu Dagstuhl-Seminaren und Dagstuhl-Perspektiven-Workshops 2019, Volume 9, Issue 4, page 43-58 Fault injection at host-compiled level with static fault set reduction for automotive firmware : robustness verification Application-aware cross-layer reliability analysis and optimization An algorithm to map the control flow of binary code and source code for the automatic generation of timing annotations for TLM software models Generation of robust pareto fronts for analog circuits Logiksynthese für komplexe anwenderprogrammierbare elektronische Bausteine

Please note

The beta version does not yet contain all functions and information of the DNB portal catalogue. If you are missing information or want to order a medium, please visit the page in the DNB portal catalogue via the following link:

Katalog der Deutschen Nationalbibliothek

Ulf Schlichtmann

Automatic Synthesis, Validation and Testing for Microfluidic Large-Scale Integration (mLSI)

Democratizing Microfluidics: 3D Printed Biochips—From Scratch to Chip and Then to Application

Design Automation for Wavelength-Routed Optical Networks-on-Chip

Efficient Neural Networks and Integrated Circuit Design

Hardware Monitors for the Run-Time Verification of Mixed-Criticality Systems

Performance Prediction of Microcontrollers based upon integrated Technology Monitors

Approximate Computing for Motion Picture Camera Processing

Memory Latency Distribution-Driven Regulation for Temporal Isolation in MPSoCs

MonTM: Monitoring-Based Thermal Management for Mixed-Criticality Systems

Invasive computing

Invasive Computing

Design and Optimization of Emerging Systems for Biochemical Experiments and Neuromorphic Computing

Prediction, Mitigation, and Emulation of Reliability Risks in System-on-Chips for Advanced Technology Nodes

Dagstuhl Reports : Dokumentationen zu Dagstuhl-Seminaren und Dagstuhl-Perspektiven-Workshops

Fault injection at host-compiled level with static fault set reduction for automotive firmware : robustness verification

Application-aware cross-layer reliability analysis and optimization

An algorithm to map the control flow of binary code and source code for the automatic generation of timing annotations for TLM software models

Generation of robust pareto fronts for analog circuits

Logiksynthese für komplexe anwenderprogrammierbare elektronische Bausteine