Title |
Efficient Verification of Parallel Real–Time Systems |
|---|---|
Involved |
Tomohiro Yoneda (Verfasser) |
Published in |
Formal methods in system design : an international journal 11, 2, date:8.1997, Seite 187-215 |
Published |
1997 |
Language |
|
Country |
|
Topic |
|
Subject |
Electronic Circuits and Systems. |
Persistent identifier |
urn:nbn:de:101:1-2023092721510350883279 (URN) |
Record ID |
1304200329 |
The beta version does not yet contain all functions and information of the DNB portal catalogue. If you are missing information or want to order a medium, please visit the page in the DNB portal catalogue via the following link: